Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
T
TL-Verilog-VSCode
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Requirements
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Deploy
Releases
Container registry
Model registry
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
Repository analytics
Code review analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
GitLab community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
This is an archived project. Repository and other project resources are read-only.
Show more breadcrumbs
Dmytro Bogatov
TL-Verilog-VSCode
Contributor analytics
Contributor analytics
master
Switch branch/tag
1 result
Searching
History
Commits to
master
Excluding merge commits. Limited to 6,000 commits.
Number of commits
0
2
4
6
8
Jul
Jul
Commits
Avg: 690m · Max: 8
Dmytro Bogatov
20 commits (dmytro@dbogatov.org)
Commits
0
2
4
6
8
Jul
Jul
Commits
Avg: 690m · Max: 8