Skip to content

GitLab

Explore

Sign in

Primary navigation

Project

T

TL-Verilog-VSCode
- Activity
- Members
- Labels
- Issues
- Issue boards
- Milestones
- Wiki
- Requirements
- Incidents

Snippets Groups Projects

This is an archived project. Repository and other project resources are read-only.

9febec83

Commit 9febec83 authored Jul 1, 2017 by Dmytro Bogatov

Downloads
- Patches
- Plain Diff

Inital commit.

parents

Branches

No related tags found

No related merge requests found

Changes 15

Show whitespace changes

Inline Side-by-side

Showing

.gitignore 3 additions, 0 deletions

.gitignore
.vscode/launch.json 28 additions, 0 deletions

.vscode/launch.json
.vscode/settings.json 10 additions, 0 deletions

.vscode/settings.json
.vscode/tasks.json 31 additions, 0 deletions

.vscode/tasks.json
.vscodeignore 13 additions, 0 deletions

.vscodeignore
LICENSE 21 additions, 0 deletions

LICENSE
README.md 0 additions, 0 deletions

README.md
build.sh 2 additions, 0 deletions

build.sh
language-configuration.json 34 additions, 0 deletions

language-configuration.json
package.json 61 additions, 0 deletions

package.json
snippets/snippets.json 313 additions, 0 deletions

snippets/snippets.json
src/extension.ts 254 additions, 0 deletions

src/extension.ts
syntaxes/tl-verilog.tmLanguage 375 additions, 0 deletions

syntaxes/tl-verilog.tmLanguage
testfile.tlv 87 additions, 0 deletions

testfile.tlv
tsconfig.json 17 additions, 0 deletions

tsconfig.json

with 1249 additions and 0 deletions

Loading

0% Loading or .

You are about to add 0 people to the discussion. Proceed with caution.

Finish editing this message first!

Please register or sign in to comment