Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
T
TL-Verilog-Atom
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Requirements
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Test cases
Artifacts
Deploy
Releases
Container registry
Model registry
Operate
Environments
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Code review analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
This is an archived project. Repository and other project resources are read-only.
Show more breadcrumbs
Dmytro Bogatov
TL-Verilog-Atom
Commits
a6a62b7d
Verified
Commit
a6a62b7d
authored
7 years ago
by
Dmytro Bogatov
Browse files
Options
Downloads
Patches
Plain Diff
Update metadata.
parent
13c76520
Loading
Loading
No related merge requests found
Changes
4
Show whitespace changes
Inline
Side-by-side
Showing
4 changed files
LICENSE
+21
-0
21 additions, 0 deletions
LICENSE
README.md
+45
-1
45 additions, 1 deletion
README.md
package.json
+19
-11
19 additions, 11 deletions
package.json
static/screenshot.png
+0
-0
0 additions, 0 deletions
static/screenshot.png
with
85 additions
and
12 deletions
Loading
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment
